Activity
-
What an incredible few days at the Qualcomm Global SoC Summit 2026, hosted at our Noida campus! It was energizing to see our global SoC community…
What an incredible few days at the Qualcomm Global SoC Summit 2026, hosted at our Noida campus! It was energizing to see our global SoC community…
Liked by Eric Jackowski
-
Are you ready to introduce GenAI into your organization? Accelerate your understanding of GenAI, its applications, benefits, and costs with our…
Are you ready to introduce GenAI into your organization? Accelerate your understanding of GenAI, its applications, benefits, and costs with our…
Liked by Eric Jackowski
-
World's Most Valuable Semiconductor Companies by Market Cap (April 2026) Here is a look at the world's top semiconductor companies by market…
World's Most Valuable Semiconductor Companies by Market Cap (April 2026) Here is a look at the world's top semiconductor companies by market…
Liked by Eric Jackowski
Experience
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Education
-
-
-
-
Publications
-
Flattening the UVM Learning Curve: Automated Solutions for DSP Filter Verification
DVCON 2022
See publicationThe paper discusses the tradeoffs of various techniques used to automate the verification of DSP Filters.
Patents
More activity by Eric
-
If you’ve been wondering why every GenX former-SWE you know seems to be adopting AI coding agents, the answer is simple: this is what coding felt…
If you’ve been wondering why every GenX former-SWE you know seems to be adopting AI coding agents, the answer is simple: this is what coding felt…
Liked by Eric Jackowski
-
I rarely post on LinkedIn, but for anyone affected by the Amazon layoffs, whether leaving or still there, I wanted to share this: after spending…
I rarely post on LinkedIn, but for anyone affected by the Amazon layoffs, whether leaving or still there, I wanted to share this: after spending…
Liked by Eric Jackowski
-
Great: Cadence started to fight back open source EDA tools, thanks to the availability of the open source PDK SKY130 I initiated in 2019. "They…
Great: Cadence started to fight back open source EDA tools, thanks to the availability of the open source PDK SKY130 I initiated in 2019. "They…
Liked by Eric Jackowski
-
After 3.5 years of late nights, early mornings, and constant trade-offs between work, personal life, and social life, I’m grateful to finally share…
After 3.5 years of late nights, early mornings, and constant trade-offs between work, personal life, and social life, I’m grateful to finally share…
Liked by Eric Jackowski
-
What did you want to read about in 2025? While most of it was fairly predictable, there were some surprises. https://lnkd.in/gaRF3wb6 As always…
What did you want to read about in 2025? While most of it was fairly predictable, there were some surprises. https://lnkd.in/gaRF3wb6 As always…
Liked by Eric Jackowski
Other similar profiles
Explore more posts
-
Prof. Dr Abdul Rafay Khatri
🧠💡 Neural Network for Maximum Finder on FPGA — AI Meets Digital Logic! Thrilled to share a new milestone in blending Artificial Neural Networks (ANNs) with digital design! ✅ Successfully implemented and simulated a feedforward ANN in Verilog HDL to find the maximum among five 4-bit numbers (0-15) using a neural-inspired approach on FPGA! 🔹 Architecture: Input Layer: Five 4-bit unsigned inputs. Hidden Layers: A 3-stage binary tree of max_two modules, each computing max(a, b) using neural operations: Linear neurons: ReLU activations: Output neuron: Output: A 4-bit maximum value, fully pipelined for hardware efficiency. 🔬 The ANN mimics a neural network’s weighted sums and ReLU activations, implemented in hardware to process inputs in just 3 clock cycles. The design uses precise bit-width arithmetic (5-8 bits) to ensure no overflow and accurate results. 📊 Tools Used: ✔️ ModelSim for simulation ✔️ Verilog HDL for design ✔️ Targeting FPGA synthesis (e.g., Xilinx Spartan) 🚀 This project shows how ANNs can be brought to life in silicon, enabling real-time, low-power maximum computation at the edge. It’s a step toward merging AI’s computational power with FPGA’s efficiency. More ANN-based hardware designs are coming — stay tuned for deeper networks and complex tasks! 🔁 #AIonHardware #NeuralNetworks #VerilogHDL #FPGA #DigitalDesign #HardwareAI #EmbeddedAI #EdgeComputing #FPGADesign #MaximumFinder #ANNinHardware #FunctionalDesign
2 Comments -
Veronica Smith
Pop quiz: What's 5x the distance between two silicon atoms? 🤔 Answer: The size of the transistors we're now designing. 🤯 Our latest blog dives into the wild world of precision in test and measurement, and honestly, some of these stats are almost unbelievable: → Amplifiers that are 100x more precise than 10 years ago → Data converters finding 1 defect among 15 MILLION measurements → Test equipment that must be more accurate than the atomic-scale chips it's testing It's like trying to measure a ruler with an even more precise ruler... forever. 📏📏📏 But here's why it matters: That level of precision is what makes your EV safe, your phone reliable, and future AI systems trustworthy. Pretty cool that we get to work on technology that literally operates at the edge of physics. Anyone else geeking out over this? Just me? 😄 Check out the full blog:
Explore top content on LinkedIn
Find curated posts and insights for relevant topics all in one place.
View top content